aboutsummaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg1.dtsi
diff options
context:
space:
mode:
authorGravatar Jan Kiszka <jan.kiszka@siemens.com> 2021-09-26 14:05:16 +0200
committerGravatar Nishanth Menon <nm@ti.com> 2021-10-05 17:46:40 -0500
commita9dbf044c600277f5d2805831a73083f3688e19f (patch)
treecbb47561047ab5b31e6b2bbbbee8d1d0df3f8f79 /arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg1.dtsi
parentdt-bindings: arm: ti: Add bindings for Siemens IOT2050 PG2 boards (diff)
downloadlinux-a9dbf044c600277f5d2805831a73083f3688e19f.tar.gz
linux-a9dbf044c600277f5d2805831a73083f3688e19f.tar.bz2
linux-a9dbf044c600277f5d2805831a73083f3688e19f.zip
arm64: dts: ti: iot2050: Prepare for adding 2nd-generation boards
The current IOT2050 devices are Product Generation 1 (PG1), using SR1.0 AM65x silicon. Upcoming PG2 devices will use SR2.x SoCs and will therefore need separate device trees. Prepare for that by factoring out common bits that will be shared across both generations. At this chance, drop a link to the product homepage to in the top-level dts files. Also fix a typo in my email address in some headers. Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com> Signed-off-by: Nishanth Menon <nm@ti.com> Link: https://lore.kernel.org/r/31fece05f9728a852c0632985c4fa537cced4ece.1632657917.git.jan.kiszka@web.de
Diffstat (limited to 'arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg1.dtsi')
-rw-r--r--arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg1.dtsi46
1 files changed, 46 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg1.dtsi b/arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg1.dtsi
new file mode 100644
index 000000000000..51f902fa35a7
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg1.dtsi
@@ -0,0 +1,46 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright (c) Siemens AG, 2021
+ *
+ * Authors:
+ * Jan Kiszka <jan.kiszka@siemens.com>
+ *
+ * Common bits of the IOT2050 Basic and Advanced variants, PG1
+ */
+
+&dss {
+ assigned-clocks = <&k3_clks 67 2>;
+ assigned-clock-parents = <&k3_clks 67 5>;
+};
+
+&serdes0 {
+ status = "disabled";
+};
+
+&sdhci1 {
+ no-1-8-v;
+};
+
+&tx_pru0_0 {
+ status = "disabled";
+};
+
+&tx_pru0_1 {
+ status = "disabled";
+};
+
+&tx_pru1_0 {
+ status = "disabled";
+};
+
+&tx_pru1_1 {
+ status = "disabled";
+};
+
+&tx_pru2_0 {
+ status = "disabled";
+};
+
+&tx_pru2_1 {
+ status = "disabled";
+};