aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2019-05-23bpf, riscv: clear target register high 32-bits for and/or/xor on ALU32Gravatar Björn Töpel 1-0/+6
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigGravatar Thomas Gleixner 6-0/+6
2019-05-19Merge tag 'kbuild-v5.2-2' of git://git.kernel.org/pub/scm/linux/kernel/git/ma...Gravatar Linus Torvalds 1-4/+0
2019-05-19Merge tag 'riscv-for-linus-5.2-mw2' of git://git.kernel.org/pub/scm/linux/ker...Gravatar Linus Torvalds 34-320/+584
2019-05-18arch: remove dangling asm-generic wrappersGravatar Masahiro Yamada 1-4/+0
2019-05-16riscv: fix locking violation in page fault handlerGravatar Andreas Schwab 1-1/+2
2019-05-16RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCsGravatar Yash Shah 3-0/+192
2019-05-16RISC-V: Avoid using invalid intermediate translationsGravatar Palmer Dabbelt 1-2/+10
2019-05-16riscv: Support BUG() in kernel moduleGravatar Vincent Chen 1-1/+1
2019-05-16riscv: Add the support for c.ebreak check in is_valid_bugaddr()Gravatar Vincent Chen 2-4/+23
2019-05-16riscv: support trap-based WARN()Gravatar Vincent Chen 1-10/+18
2019-05-16riscv: fix sbi_remote_sfence_vma{,_asid}.Gravatar Gary Guo 1-7/+12
2019-05-16riscv: move switch_mm to its own fileGravatar Gary Guo 3-52/+72
2019-05-16riscv: move flush_icache_{all,mm} to cacheflush.cGravatar Gary Guo 3-50/+62
2019-05-16RISC-V: Access CSRs using CSR numbersGravatar Anup Patel 9-48/+57
2019-05-16RISC-V: Add interrupt related SCAUSE defines in asm/csr.hGravatar Anup Patel 2-16/+21
2019-05-16RISC-V: Use tabs to align macro values in asm/csr.hGravatar Anup Patel 1-38/+38
2019-05-16RISC-V: Fix minor checkpatch issues.Gravatar Atish Patra 1-2/+2
2019-05-16RISC-V: Support nr_cpus command line option.Gravatar Atish Patra 1-1/+9
2019-05-14riscv: switch over to generic free_initmem()Gravatar Mike Rapoport 1-5/+0
2019-05-07Merge tag 'audit-pr-20190507' of git://git.kernel.org/pub/scm/linux/kernel/gi...Gravatar Linus Torvalds 1-1/+1
2019-05-06Merge tag 'arm64-mmiowb' of git://git.kernel.org/pub/scm/linux/kernel/git/arm...Gravatar Linus Torvalds 3-13/+17
2019-05-06Merge branch 'locking-core-for-linus' of git://git.kernel.org/pub/scm/linux/k...Gravatar Linus Torvalds 1-3/+0
2019-05-06Merge branch 'core-stacktrace-for-linus' of git://git.kernel.org/pub/scm/linu...Gravatar Linus Torvalds 1-2/+0
2019-05-06Merge branch 'core-mm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Gravatar Linus Torvalds 1-0/+1
2019-04-30RISC-V: Implement nosmp commandline option.Gravatar Atish Patra 1-1/+11
2019-04-30RISC-V: Add RISC-V specific arch_match_cpu_phys_idGravatar Atish Patra 2-2/+7
2019-04-29riscv: vdso: drop unnecessary cc-ldoptionGravatar Nick Desaulniers 1-1/+1
2019-04-25riscv: call pm_power_off from machine_halt / machine_power_offGravatar Christoph Hellwig 1-6/+9
2019-04-25riscv: print the unexpected interrupt causeGravatar Christoph Hellwig 1-1/+2
2019-04-25riscv: remove duplicate macros from ptrace.hGravatar Christoph Hellwig 3-21/+12
2019-04-25riscv: remove unreachable !HAVE_FUNCTION_GRAPH_RET_ADDR_PTR codeGravatar Christoph Hellwig 1-4/+0
2019-04-25riscv: cleanup the parse_dtb calling conventionsGravatar Christoph Hellwig 2-4/+5
2019-04-25riscv: simplify the stack pointer setup in head.SGravatar Christoph Hellwig 2-7/+1
2019-04-25riscv: clear all pending interrupts when bootingGravatar Christoph Hellwig 1-1/+2
2019-04-25riscv: remove CONFIG_RISCV_ISA_AGravatar Christoph Hellwig 3-21/+3
2019-04-25riscv: remove unreachable big endian codeGravatar Christoph Hellwig 2-14/+1
2019-04-25riscv: turn mm_segment_t into a structGravatar Christoph Hellwig 2-6/+10
2019-04-25riscv: use asm-generic/extable.hGravatar Christoph Hellwig 2-6/+2
2019-04-25riscv/signal: Fixup additional syscall restartingGravatar Guo Ren 1-0/+6
2019-04-14riscv/stacktrace: Remove the pointless ULONG_MAX markerGravatar Thomas Gleixner 1-2/+0
2019-04-10RISC-V: Fix Maximum Physical Memory 2GiB option for 64bit systemsGravatar Anup Patel 1-0/+8
2019-04-10Merge branch 'linus' into locking/core, to pick up fixesGravatar Ingo Molnar 8-32/+43
2019-04-09RISC-V: Add separate defconfig for 32bit systemsGravatar Anup Patel 1-0/+84
2019-04-08riscv/mmiowb: Hook up mmwiob() implementation to asm-generic codeGravatar Will Deacon 4-14/+17
2019-04-08arch: Use asm-generic header for asm/mmiowb.hGravatar Will Deacon 1-0/+1
2019-04-05Merge tag 'trace-5.1-rc3' of git://git.kernel.org/pub/scm/linux/kernel/git/ro...Gravatar Linus Torvalds 1-18/+6
2019-04-05syscalls: Remove start and number from syscall_set_arguments() argsGravatar Steven Rostedt (VMware) 1-10/+3
2019-04-05syscalls: Remove start and number from syscall_get_arguments() argsGravatar Steven Rostedt (Red Hat) 1-10/+3
2019-04-04riscv: Fix syscall_get_arguments() and syscall_set_arguments()Gravatar Dmitry V. Levin 1-5/+7