aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)AuthorFilesLines
2016-05-31drm/i915: Update GEN6_PMINTRMSK setup with GuC enabledGravatar Sagar Arun Kamble 1-1/+1
2016-05-20drm/i915/psr: Implement PSR2 w/a for gen9Gravatar Daniel Vetter 1-0/+1
2016-05-13drm/i915: Program BXT_CDCLK_CD2X_PIPEGravatar Ville Syrjälä 1-2/+3
2016-05-03drm/i915/chv: Tune L3 SQC credits based on actual latenciesGravatar Imre Deak 1-0/+6
2016-05-03drm/i915: Clean up L3 SQC register field definitionsGravatar Imre Deak 1-2/+2
2016-04-28drm/i915: Update CDCLK_FREQ register on BDW after changing cdclk frequencyGravatar Ville Syrjälä 1-0/+2
2016-04-27drm/i915: Update RAWCLK_FREQ register on VLV/CHVGravatar Ville Syrjälä 1-0/+2
2016-04-25drm/i915:bxt: implement WaProgramL3SqcReg1DefaultForPerfGravatar Tim Gore 1-0/+1
2016-04-24drm/i915: Macros to convert PM time interval values to microsecondsGravatar Akash Goel 1-0/+9
2016-04-22drm/i915: Make RPS EI/thresholds multiple of 25 on SNB-BDWGravatar Ville Syrjälä 1-1/+8
2016-04-20drm/i915/gen9: implement WaEnableSamplerGPGPUPreemptionSupportGravatar Tim Gore 1-0/+1
2016-04-19drm/i915: Clean up PCI config register handlingGravatar Joonas Lahtinen 1-10/+28
2016-04-15drm/i915/bxt: Fix GRC code register field definitionsGravatar Imre Deak 1-7/+3
2016-04-14drm/i915: Ignore GTFIFODBG FIFO free entry fields on CHVGravatar Ville Syrjälä 1-0/+2
2016-04-14drm/i915: Calculate edram sizeGravatar Mika Kuoppala 1-0/+3
2016-04-14drm/i915: Store and use edram capabilitiesGravatar Mika Kuoppala 1-1/+1
2016-04-11drm/i915: implement WaClearTdlStateAckDirtyBitsGravatar Tim Gore 1-0/+12
2016-04-06drm/i915: Set invert bit for hpd based on VBTGravatar Shubhangi Shrivastava 1-0/+6
2016-04-05drm/i915: Use GPLL ref clock to calculate GPU freqs on VLV/CHVGravatar Ville Syrjälä 1-0/+1
2016-04-05drm/i915/guc: reset GuC and retry on firmware load failureGravatar Arun Siluvery 1-0/+1
2016-04-05drm/i915/chv: add more IOSF port definitionsGravatar Jani Nikula 1-0/+4
2016-04-01drm/i915: Implement WaPixelRepeatModeFixForC0:chvGravatar Ville Syrjälä 1-0/+4
2016-04-01drm/i915: BXT DDI PHY sequence BUNGravatar Vandana Kannan 1-0/+1
2016-03-24drm/i915/bxt: Fix DSI HW state readoutGravatar Imre Deak 1-0/+2
2016-03-22drm/i915/bxt: Initialize MIPI DSI for BXTGravatar Shashank Sharma 1-0/+1
2016-03-21drm/i915: Implement color management on chvGravatar Lionel Landwerlin 1-0/+31
2016-03-21drm/i915: Implement color management on bdw/skl/bxt/kblGravatar Lionel Landwerlin 1-0/+22
2016-03-21drm/i915: Add Haswell CS GPR registers to whitelistGravatar Jordan Justen 1-0/+4
2016-03-18drm/i915/gen9: add WaClearFlowControlGpgpuContextSaveGravatar Tim Gore 1-0/+1
2016-03-17drm/i915: Modify reset func to handle per engine resetsGravatar Mika Kuoppala 1-0/+2
2016-03-16drm/i915/bxt: fix dsi hw state pipe readoutGravatar Jani Nikula 1-0/+1
2016-03-16drm/i915/dsi: lose the loose 666 format name in favor of packedGravatar Jani Nikula 1-2/+2
2016-03-04drm/i915: Read out hrawclk from CCK on vlv/chvGravatar Ville Syrjälä 1-0/+1
2016-03-03drm/i915/bxt: Additional MIPI clock divider form B0 stepping onwardsGravatar Deepak M 1-46/+50
2016-03-01drm/i915: Read out VGA dotclock properly on LPTGravatar Ville Syrjälä 1-2/+6
2016-02-22drm/i915/gen9: Extend dmc debug mask to include coresGravatar Mika Kuoppala 1-0/+1
2016-02-15drm/i915: Fix hpd live status bits for g4xGravatar Ville Syrjälä 1-7/+8
2016-02-10drm/i915: Handle PipeC fused off on IVB/HSW/BDWGravatar Gabriel Feceoru 1-0/+1
2016-02-10drm/i915/skl: Fix typo in DPLL_CFGCR1 definitionGravatar Lyude 1-1/+1
2016-02-05drm/i915/bxt: Check BIOS RC6 setup before enabling RC6Gravatar Sagar Arun Kamble 1-0/+11
2016-02-04drm/i915: Extend gpio read/write to other coresGravatar Deepak M 1-0/+2
2016-02-04drm/i915/vlv: drop unused vlv_gps_core_read/write functionsGravatar Jani Nikula 1-1/+0
2016-02-04drm/i915: put the IOSF port defines in numerical orderGravatar Jani Nikula 1-5/+5
2016-02-04drm/i915: implement WaIncreaseDefaultTLBEntriesGravatar Tim Gore 1-0/+7
2016-02-02drm/i915/skl/kbl: Add support for pipe fusingGravatar Patrik Jakobsson 1-0/+3
2016-01-25drm/i915/skl: Enable Per context Preemption granularity controlGravatar Arun Siluvery 1-0/+3
2016-01-25drm/i915/bxt: Add GEN9_CS_DEBUG_MODE1 to HW whitelistGravatar Arun Siluvery 1-0/+1
2016-01-25drm/i915/gen9: Add HDC_CHICKEN1 to HW whitelistGravatar Arun Siluvery 1-0/+2
2016-01-25drm/i915/gen9: Add GEN8_CS_CHICKEN1 to HW whitelistGravatar Arun Siluvery 1-0/+2
2016-01-25drm/i915/gen9: Add framework to whitelist specific GPU registersGravatar Arun Siluvery 1-0/+3
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.