diff options
| author |  Chris Wilson <chris@chris-wilson.co.uk>
| 2016-06-10 14:22:59 +0530 |
|---|---|---|
| committer |  Tvrtko Ursulin <tvrtko.ursulin@intel.com>
| 2016-06-13 10:03:54 +0100 |
| commit | d6473f566417a507b9ea5b0fc44ff26d930d0e5d (patch) | |
| tree | 59ddad85437028331a4496c8df8957f50f11d2e7 /drivers/gpu/drm/i915/i915_gem_gtt.h | |
| parent | drm/i915/guc: suppress GuC-related message on non-GuC platforms (diff) | |
| download | linux-d6473f566417a507b9ea5b0fc44ff26d930d0e5d.tar.gz linux-d6473f566417a507b9ea5b0fc44ff26d930d0e5d.tar.bz2 linux-d6473f566417a507b9ea5b0fc44ff26d930d0e5d.zip | |
drm/i915: Add support for mapping an object page by page
Introduced a new vm specfic callback insert_page() to program a single pte in
ggtt or ppgtt. This allows us to map a single page in to the mappable aperture
space. This can be iterated over to access the whole object by using space as
meagre as page size.
v2: Added low level rpm assertions to insert_page routines (Chris)
v3: Added POSTING_READ post register write (Tvrtko)
v4: Rebase (Ankit)
v5: Removed wmb() and FLUSH_CTL from insert_page, caller to take care
of it (Chris)
v6: insert_page not working correctly without FLSH_CNTL write, added the
write again.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Ankitprasad Sharma <ankitprasad.r.sharma@intel.com>
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_gem_gtt.h')
| -rw-r--r-- | drivers/gpu/drm/i915/i915_gem_gtt.h | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/i915_gem_gtt.h b/drivers/gpu/drm/i915/i915_gem_gtt.h index 62be77cac5cd..163b564fb87d 100644 --- a/drivers/gpu/drm/i915/i915_gem_gtt.h +++ b/drivers/gpu/drm/i915/i915_gem_gtt.h @@ -319,6 +319,11 @@ struct i915_address_space { uint64_t start, uint64_t length, bool use_scratch); + void (*insert_page)(struct i915_address_space *vm, + dma_addr_t addr, + uint64_t offset, + enum i915_cache_level cache_level, + u32 flags); void (*insert_entries)(struct i915_address_space *vm, struct sg_table *st, uint64_t start, |