diff options
| author |  Paolo Bonzini <pbonzini@redhat.com>
| 2019-10-01 15:33:07 +0200 |
|---|---|---|
| committer | Paolo Bonzini <pbonzini@redhat.com>
| 2019-10-04 14:01:28 +0200 |
| commit | cf05a67b68b8d9d6469bedb63ee461f8c7de62e6 (patch) | |
| tree | a1c70907c8be2603235a2c33b0f99b878c3fdbac /include | |
| parent | KVM: nVMX: Fix consistency check on injected exception error code (diff) | |
| download | linux-cf05a67b68b8d9d6469bedb63ee461f8c7de62e6.tar.gz linux-cf05a67b68b8d9d6469bedb63ee461f8c7de62e6.tar.bz2 linux-cf05a67b68b8d9d6469bedb63ee461f8c7de62e6.zip | |
KVM: x86: omit "impossible" pmu MSRs from MSR list
INTEL_PMC_MAX_GENERIC is currently 32, which exceeds the 18
contiguous MSR indices reserved by Intel for event selectors.
Since some machines actually have MSRs past the reserved range,
filtering them against x86_pmu.num_counters_gp may have false
positives. Cut the list to 18 entries to avoid this.
Reported-by: Vitaly Kuznetsov <vkuznets@redhat.com>
Suggested-by: Vitaly Kuznetsov <vkuznets@redhat.com>
Cc: Jim Mattson <jamttson@google.com>
Fixes: e2ada66ec418 ("kvm: x86: Add Intel PMU MSRs to msrs_to_save[]", 2019-08-21)
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions