aboutsummaryrefslogtreecommitdiff
path: root/arch/arc/kernel/mcip.c
AgeCommit message (Expand)AuthorFilesLines
2021-08-12arc: Bulk conversion to generic_handle_domain_irq()Gravatar Marc Zyngier 1-1/+1
2019-08-26ARCv2: IDU-intc: Add support for edge-triggered interruptsGravatar Mischa Jonker 1-6/+54
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Gravatar Thomas Gleixner 1-4/+1
2018-02-28ARC: mcip: update MCIP debug mask when the new cpu came onlineGravatar Eugeniy Paltsev 1-5/+32
2018-02-28ARC: mcip: halt GFRC counter when ARC cores haltGravatar Eugeniy Paltsev 1-0/+37
2017-02-06ARCv2: IDU-intc: Delete deprecated parameters in Device TreesGravatar Yuriy Kolerov 1-16/+1
2017-02-06ARCv2: IDU-intc: mask all common interrupts by defaultGravatar Yuriy Kolerov 1-2/+10
2017-02-06ARCv2: IDU-intc: Use build registers for getting numbers of interruptsGravatar Yuriy Kolerov 1-10/+9
2017-01-24ARCv2: MCIP: update the BCR per current changesGravatar Vineet Gupta 1-2/+1
2017-01-24ARCv2: MCIP: Deprecate setting of affinity in Device TreeGravatar Yuriy Kolerov 1-30/+22
2017-01-04ARCv2: IRQ: Call entry/exit functions for chained handlers in MCIPGravatar Yuriy Kolerov 1-0/+4
2016-11-30ARC: move mcip.h into include/soc and adjust the includesGravatar Vineet Gupta 1-1/+1
2016-11-08ARCv2: MCIP: Use IDU_M_DISTRI_DEST mode if there is only 1 destination coreGravatar Yuriy Kolerov 1-2/+11
2016-11-08ARC: IRQ: Do not use hwirq as virq and vice versaGravatar Yuriy Kolerov 1-10/+9
2016-10-16ARCv2: intc: untangle SMP, MCIP and IDUGravatar Vineet Gupta 1-20/+11
2016-05-09ARC: irq: export some IRQs againGravatar Vineet Gupta 1-3/+0
2016-05-09ARC: clocksource: DT based probeGravatar Vineet Gupta 1-3/+1
2016-02-24arc: SMP: CONFIG_ARC_IPI_DBG cleanupGravatar Valentin Rothberg 1-5/+0
2016-02-24ARC: SMP: No need for CONFIG_ARC_IPI_DBGGravatar Vineet Gupta 1-8/+1
2016-02-24ARCv2: Elide sending new cross core intr if receiver didn't ack prevGravatar Vineet Gupta 1-17/+10
2016-02-24ARCv2: SMP: Push IPI_IRQ into IPI providerGravatar Vineet Gupta 1-0/+1
2016-02-24ARCv2: SMP: Emulate IPI to self using software triggered interruptGravatar Vineet Gupta 1-0/+15
2016-02-18ARCv2: boot print Low Latency MemoryGravatar Vineet Gupta 1-1/+2
2016-01-29ARCv2: clocksource: Rename GRTC -> GFRC ...Gravatar Vineet Gupta 1-5/+5
2015-12-17ARC: rename smp operation init_irq_cpu() to init_per_cpu()Gravatar Noam Camus 1-1/+1
2015-10-28ARCv2: smp: [plat-*]: No need to explicitly call mcip_init_smp()Gravatar Vineet Gupta 1-8/+2
2015-10-28ARCv2: smp: [plat-*]: No need to explicitly call mcip_init_early_smp()Gravatar Vineet Gupta 1-7/+8
2015-10-17ARC: smp: Move default boot kick/wait code out of MCIP into common codeGravatar Vineet Gupta 1-18/+0
2015-10-17ARC: boot log: move helper macros to header for reuseGravatar Vineet Gupta 1-2/+1
2015-09-16genirq: Remove irq argument from irq flow handlersGravatar Thomas Gleixner 1-1/+1
2015-07-31arc/irq: Prepare idu_cascade_isr for irq argument removalGravatar Thomas Gleixner 1-1/+2
2015-07-09arc:irqchip: prepare for drivers/irqchip/irqchip.h removalGravatar Joël Porquet 1-1/+0
2015-07-06ARCv2: intc: IDU: Fix potential race in installing a chained IRQ handlerGravatar Vineet Gupta 1-2/+1
2015-07-06ARCv2: intc: IDU: support irq affinityGravatar Vineet Gupta 1-1/+18
2015-06-22ARCv2: SMP: intc: IDU 2nd level intc for dynamic IRQ distributionGravatar Vineet Gupta 1-1/+182
2015-06-22ARCv2: SMP: clocksource: Enable Global Real Time counterGravatar Vineet Gupta 1-0/+3
2015-06-22ARCv2: SMP: ARConnect debug/robustnessGravatar Vineet Gupta 1-4/+44
2015-06-22ARCv2: SMP: Support ARConnect (MCIP) for Inter-Core-Interrupts et alGravatar Vineet Gupta 1-0/+117
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.