aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/reset-handler.S
AgeCommit message (Expand)AuthorFilesLines
2017-04-04soc/tegra: Move Tegra flowctrl driverGravatar Jon Hunter 1-1/+1
2015-05-04ARM: tegra20: Store CPU "resettable" status in IRAMGravatar Dmitry Osipenko 1-3/+7
2014-11-17ARM: tegra: Re-add removed SoC id macro to tegra_resume()Gravatar Dmitry Osipenko 1-0/+1
2014-07-17ARM: tegra: Use a function to get the chip IDGravatar Thierry Reding 1-1/+2
2014-07-17ARM: tegra: Sort includes alphabeticallyGravatar Thierry Reding 1-2/+2
2014-05-30ARM: l2c: tegra: convert to common l2c310 early resume functionalityGravatar Russell King 1-8/+3
2013-10-18ARM: tegra: make tegra_resume can work with current and later chipsGravatar Joseph Lo 1-8/+5
2013-08-12ARM: tegra: add common resume handling code for LP1 resumingGravatar Joseph Lo 1-0/+13
2013-07-19ARM: tegra: set up the correct L2 data RAM latency for Cortex-A15Gravatar Joseph Lo 1-0/+1
2013-07-19ARM: tegra: do v7_invalidate_l1 only when CPU is Cortex-A9Gravatar Joseph Lo 1-2/+5
2013-06-05ARM: tegra: remove ifdef in the tegra_resumeGravatar Joseph Lo 1-3/+1
2013-05-22ARM: tegra114: add CPU hotplug supportGravatar Joseph Lo 1-3/+12
2013-05-22ARM: tegra: make tegra_resume can work for Tegra114Gravatar Joseph Lo 1-4/+9
2013-05-22ARM: tegra: add an assembly marco to check Tegra SoC IDGravatar Joseph Lo 1-16/+9
2013-04-18ARM: tegra: fix relocation truncated error when THUMB2_KERNEL enabledGravatar Joseph Lo 1-0/+1
2013-03-11ARM: tegra: don't unlock MMIO access to DBGLARGravatar Joseph Lo 1-3/+0
2013-03-11ARM: tegra: add CPU errata WARs to Tegra reset handlerGravatar Stephen Warren 1-6/+39
2013-01-28ARM: tegra: make device can run on UPGravatar Joseph Lo 1-0/+239