aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mm/context.c
AgeCommit message (Expand)AuthorFilesLines
2022-01-25ARM: mm: make vmalloc_seq handling SMP safeGravatar Ard Biesheuvel 1-2/+1
2021-10-30ARM: 9150/1: Fix PID_IN_CONTEXTIDR regression when THREAD_INFO_IN_TASK=yGravatar Ard Biesheuvel 1-1/+1
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Gravatar Thomas Gleixner 1-4/+1
2015-12-02ARM: 8465/1: mm: keep reserved ASIDs in sync with mm after multiple rolloversGravatar Will Deacon 1-12/+26
2015-02-03ARM: 8299/1: mm: ensure local active ASID is marked as allocated on rolloverGravatar Will Deacon 1-15/+11
2014-11-21ARM: 8203/1: mm: try to re-use old ASID assignments following a rolloverGravatar Will Deacon 1-24/+34
2013-12-29ARM: 7926/1: mm: flesh out and fix the comments in the ASID allocatorGravatar Will Deacon 1-6/+10
2013-12-29ARM: 7925/1: mm: keep track of last ASID allocation to improve bitmap searchingGravatar Will Deacon 1-1/+3
2013-12-29ARM: 7924/1: mm: don't bother with reserved ttbr0 when running with LPAEGravatar Will Deacon 1-10/+11
2013-08-12ARM: tlb: don't perform inner-shareable invalidation for local TLB opsGravatar Will Deacon 1-6/+1
2013-07-26ARM: 7789/1: Do not run dummy_flush_tlb_a15_erratum() on non-Cortex-A15Gravatar Fabio Estevam 1-1/+2
2013-06-29Merge branch 'devel-stable' into for-nextGravatar Russell King 1-7/+2
2013-06-24ARM: 7769/1: Cortex-A15: fix erratum 798181 implementationGravatar Marc Zyngier 1-1/+28
2013-06-24ARM: 7768/1: prevent risks of out-of-bound access in ASID allocatorGravatar Marc Zyngier 1-9/+8
2013-06-24ARM: 7767/1: let the ASID allocator handle suspended animationGravatar Marc Zyngier 1-0/+9
2013-05-30ARM: LPAE: use 64-bit accessors for TTBR registersGravatar Cyril Chemparathy 1-7/+2
2013-04-03ARM: 7684/1: errata: Workaround for Cortex-A15 erratum 798181 (TLBI/DSB opera...Gravatar Catalin Marinas 1-1/+2
2013-03-03ARM: 7661/1: mm: perform explicit branch predictor maintenance when requiredGravatar Will Deacon 1-1/+3
2013-03-03ARM: 7659/1: mm: make mm->context.id an atomic64_t variableGravatar Will Deacon 1-8/+13
2013-03-03ARM: 7658/1: mm: fix race updating mm->context.id on ASID rolloverGravatar Will Deacon 1-3/+3
2013-02-16ARM: 7649/1: mm: mm->context.id fix for big-endianGravatar Ben Dooks 1-0/+3
2012-11-26ARM: 7582/2: rename kvm_seq to vmalloc_seq so to avoid confusion with KVMGravatar Nicolas Pitre 1-2/+2
2012-11-05ARM: mm: use bitmap operations when allocating new ASIDsGravatar Will Deacon 1-19/+35
2012-11-05ARM: mm: avoid taking ASID spinlock on fastpathGravatar Will Deacon 1-8/+15
2012-11-05ARM: mm: remove IPI broadcasting on ASID rolloverGravatar Will Deacon 1-100/+86
2012-08-25ARM: 7502/1: contextidr: avoid using bfi instruction during notifierGravatar Will Deacon 1-3/+4
2012-07-09ARM: 7445/1: mm: update CONTEXTIDR register to contain PID of current processGravatar Will Deacon 1-0/+35
2012-04-17ARM: Remove current_mm per-cpu variableGravatar Catalin Marinas 1-11/+1
2012-04-17ARM: Remove __ARCH_WANT_INTERRUPTS_ON_CTXSW on ASID-capable CPUsGravatar Catalin Marinas 1-2/+2
2012-04-17ARM: Use TTBR1 instead of reserved context IDGravatar Will Deacon 1-18/+27
2011-12-08ARM: LPAE: Add context switching supportGravatar Catalin Marinas 1-2/+17
2011-09-13locking, ARM: Annotate low level hw locks as rawGravatar Thomas Gleixner 1-7/+7
2011-06-09Revert "ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks"Gravatar Russell King 1-3/+3
2011-06-09Revert "ARM: 6943/1: mm: use TTBR1 instead of reserved context ID"Gravatar Russell King 1-6/+5
2011-05-26ARM: 6944/1: mm: allow ASID 0 to be allocated to tasksGravatar Will Deacon 1-3/+3
2011-05-26ARM: 6943/1: mm: use TTBR1 instead of reserved context IDGravatar Will Deacon 1-5/+6
2010-02-15ARM: 5905/1: ARM: Global ASID allocation on SMPGravatar Catalin Marinas 1-14/+110
2009-10-29ARM: Fix errata 411920 workaroundsGravatar Russell King 1-4/+1
2009-09-24cpumask: use mm_cpumask() wrapper: armGravatar Rusty Russell 1-1/+1
2007-05-09Merge branches 'armv7', 'at91', 'misc' and 'omap' into develGravatar Russell King 1-3/+7
2007-05-09[ARM] armv7: add support for asid-tagged VIVT I-cacheGravatar Catalin Marinas 1-0/+7
2007-05-08[ARM] Fix ASID version switchGravatar Russell King 1-3/+7
2007-02-08[ARM] 4128/1: Architecture compliant TTBR changing sequenceGravatar Catalin Marinas 1-2/+10
2006-09-20[ARM] Move mmu.c out of the wayGravatar Russell King 1-0/+45
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.