aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2020-01-04riscv: prefix IRQ_ macro names with an RV_ namespaceGravatar Paul Walmsley 2-12/+12
2020-01-03riscv: ftrace: correct the condition logic in function graph tracerGravatar Zong Li 1-1/+1
2020-01-03riscv: dts: Add DT support for SiFive L2 cache controllerGravatar Yash Shah 1-0/+15
2020-01-03riscv: gcov: enable gcov for RISC-VGravatar Zong Li 1-0/+1
2020-01-03riscv: mm: use __pa_symbol for kernel symbolsGravatar Zong Li 1-6/+6
2019-12-27riscv: export flush_icache_all to modulesGravatar Olof Johansson 1-0/+1
2019-12-27riscv: reject invalid syscalls below -1Gravatar David Abdurachmanov 1-0/+1
2019-12-27riscv: fix compile failure with EXPORT_SYMBOL() & !MMUGravatar Luc Van Oostenryck 2-3/+4
2019-12-22Merge tag 'riscv/for-v5.5-rc3' of git://git.kernel.org/pub/scm/linux/kernel/g...Gravatar Linus Torvalds 5-198/+23
2019-12-22Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netGravatar Linus Torvalds 1-2/+2
2019-12-20riscv: move sifive_l2_cache.c to drivers/socGravatar Christoph Hellwig 2-179/+0
2019-12-20riscv: define vmemmap before pfn_to_page callsGravatar David Abdurachmanov 1-17/+21
2019-12-20riscv: fix scratch register clearing in M-mode.Gravatar Greentime Hu 1-1/+1
2019-12-20riscv: Fix use of undefined config option CONFIG_CONFIG_MMUGravatar Andreas Schwab 1-1/+1
2019-12-11bpf, riscv: Limit to 33 tail callsGravatar Paul Chaignon 1-2/+2
2019-12-08riscv: only select serial sifive if TTY is enabledGravatar Kefeng Wang 1-2/+2
2019-12-08riscv: Fix build dependency for loaderGravatar Olof Johansson 1-1/+1
2019-12-04Merge tag 'riscv/for-v5.5-rc1-2' of git://git.kernel.org/pub/scm/linux/kernel...Gravatar Linus Torvalds 4-8/+88
2019-12-03Merge tag 'pci-v5.5-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...Gravatar Linus Torvalds 1-1/+0
2019-11-30Merge tag 'seccomp-v5.5-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git...Gravatar Linus Torvalds 1-1/+1
2019-11-28Merge tag 'ioremap-5.5' of git://git.infradead.org/users/hch/ioremapGravatar Linus Torvalds 5-99/+9
2019-11-27Merge tag 'riscv/for-v5.5-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Gravatar Linus Torvalds 69-450/+1067
2019-11-26asm-generic: Make msi.h a mandatory include/asm headerGravatar Michal Simek 1-1/+0
2019-11-26Merge branch 'x86-asm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Gravatar Linus Torvalds 1-3/+2
2019-11-25Merge git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6Gravatar Linus Torvalds 1-1/+1
2019-11-25Merge tag 'printk-for-5.5' of git://git.kernel.org/pub/scm/linux/kernel/git/p...Gravatar Linus Torvalds 1-2/+2
2019-11-22Merge branch 'next/defconfig-add-debug' into for-nextGravatar Paul Walmsley 2-0/+48
2019-11-22Merge branch 'next/misc2' into for-nextGravatar Paul Walmsley 2-8/+40
2019-11-22Merge branch 'next/nommu' into for-nextGravatar Paul Walmsley 50-361/+915
2019-11-22Merge branch 'next/misc' into for-nextGravatar Paul Walmsley 18-42/+63
2019-11-22Merge branch 'next/tlb-opt' into for-nextGravatar Paul Walmsley 1-2/+23
2019-11-22Merge branch 'next/isa-string' into for-nextGravatar Paul Walmsley 1-42/+3
2019-11-22RISC-V: Add address map dumperGravatar Yash Shah 1-0/+32
2019-11-22riscv: defconfigs: enable more debugging optionsGravatar Paul Walmsley 2-0/+46
2019-11-22riscv: defconfigs: enable debugfsGravatar Paul Walmsley 2-0/+2
2019-11-21riscv: Fix Kconfig indentationGravatar Krzysztof Kozlowski 1-8/+8
2019-11-17riscv: provide a flat image loaderGravatar Christoph Hellwig 4-5/+39
2019-11-17riscv: add nommu supportGravatar Christoph Hellwig 23-71/+254
2019-11-17riscv: clear the instruction cache and all registers when bootingGravatar Christoph Hellwig 2-1/+88
2019-11-17riscv: read the hart ID from mhartid on bootGravatar Damien Le Moal 2-0/+9
2019-11-17riscv: provide native clint access for M-modeGravatar Christoph Hellwig 7-3/+105
2019-11-17int128: move __uint128_t compiler test to KconfigGravatar Ard Biesheuvel 1-1/+1
2019-11-15riscv: dts: add support for PDMA device of HiFive Unleashed Rev A00Gravatar Green Wan 1-0/+7
2019-11-13riscv: add support for MMIO access to the timer registersGravatar Christoph Hellwig 2-3/+19
2019-11-13riscv: implement remote sfence.i using IPIsGravatar Christoph Hellwig 2-6/+21
2019-11-13riscv: cleanup the default power off implementationGravatar Christoph Hellwig 3-2/+18
2019-11-13riscv: poison SBI calls for M-modeGravatar Christoph Hellwig 1-2/+3
2019-11-13riscv: don't allow selecting SBI based drivers for M-modeGravatar Damien Le Moal 1-0/+6
2019-11-12RISC-V: Add multiple compression image format.Gravatar Atish Patra 1-0/+12
2019-11-12riscv: clean up the macro format in each header fileGravatar Zong Li 15-33/+40