aboutsummaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/cpufeatures.h
AgeCommit message (Expand)AuthorFilesLines
2018-12-26Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmGravatar Linus Torvalds 1-0/+1
2018-12-21KVM: x86: Add CPUID support for new instruction WBNOINVDGravatar Robert Hoo 1-0/+1
2018-12-18x86/speculation: Add support for STIBP always-on preferred modeGravatar Thomas Lendacky 1-0/+1
2018-10-25x86/cpufeatures: Enumerate MOVDIR64B instructionGravatar Fenghua Yu 1-0/+1
2018-10-25x86/cpufeatures: Enumerate MOVDIRI instructionGravatar Fenghua Yu 1-0/+1
2018-08-14Merge branch 'l1tf-final' of git://git.kernel.org/pub/scm/linux/kernel/git/ti...Gravatar Linus Torvalds 1-1/+4
2018-08-13Merge branch 'x86/pti' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipGravatar Linus Torvalds 1-0/+1
2018-08-03x86/speculation: Support Enhanced IBRS on future CPUsGravatar Sai Praneeth 1-0/+1
2018-08-03x86/cpufeatures: Add EPT_AD feature bitGravatar Peter Feiner 1-1/+1
2018-06-21x86/cpufeatures: Add detection of L1D cache flush support.Gravatar Konrad Rzeszutek Wilk 1-0/+1
2018-06-20x86/speculation/l1tf: Add sysfs reporting for l1tfGravatar Andi Kleen 1-0/+2
2018-06-06x86/bugs: Add AMD's SPEC_CTRL MSR usageGravatar Konrad Rzeszutek Wilk 1-0/+1
2018-06-06x86/bugs: Add AMD's variant of SSB_NOGravatar Konrad Rzeszutek Wilk 1-0/+1
2018-05-17x86/speculation: Add virtualized speculative store bypass disable supportGravatar Tom Lendacky 1-0/+1
2018-05-17x86/cpufeatures: Add FEATURE_ZENGravatar Thomas Gleixner 1-0/+1
2018-05-17x86/cpufeatures: Disentangle SSBD enumerationGravatar Thomas Gleixner 1-4/+3
2018-05-17x86/cpufeatures: Disentangle MSR_SPEC_CTRL enumeration from IBRSGravatar Thomas Gleixner 1-0/+1
2018-05-17x86/speculation: Use synthetic bits for IBRS/IBPB/STIBPGravatar Borislav Petkov 1-4/+6
2018-05-09x86/bugs: Rename _RDS to _SSBDGravatar Konrad Rzeszutek Wilk 1-2/+2
2018-05-03x86/bugs/AMD: Add support to disable RDS on Fam[15,16,17]h if requestedGravatar Konrad Rzeszutek Wilk 1-0/+1
2018-05-03x86/bugs: Provide boot parameters for the spec_store_bypass_disable mitigationGravatar Konrad Rzeszutek Wilk 1-0/+1
2018-05-03x86/cpufeatures: Add X86_FEATURE_RDSGravatar Konrad Rzeszutek Wilk 1-0/+1
2018-05-03x86/bugs: Expose /sys/../spec_store_bypassGravatar Konrad Rzeszutek Wilk 1-0/+1
2018-04-26x86/cpufeatures: Enumerate cldemote instructionGravatar Fenghua Yu 1-0/+1
2018-03-12x86/cpufeatures: Add Intel PCONFIG cpufeatureGravatar Kirill A. Shutemov 1-0/+1
2018-03-12x86/cpufeatures: Add Intel Total Memory Encryption cpufeatureGravatar Kirill A. Shutemov 1-0/+1
2018-02-20x86/speculation: Use IBRS if available before calling into firmwareGravatar David Woodhouse 1-0/+1
2018-02-01Merge branch 'x86/hyperv' of git://git.kernel.org/pub/scm/linux/kernel/git/ti...Gravatar Radim Krčmář 1-6/+24
2018-01-29Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Gravatar Linus Torvalds 1-6/+16
2018-01-27x86/cpufeatures: Clean up Spectre v2 related CPUID flagsGravatar David Woodhouse 1-9/+9
2018-01-26x86/speculation: Add basic IBPB (Indirect Branch Prediction Barrier) supportGravatar David Woodhouse 1-0/+2
2018-01-26x86/cpufeatures: Add AMD feature bits for Speculation ControlGravatar David Woodhouse 1-0/+3
2018-01-26x86/cpufeatures: Add Intel feature bits for Speculation ControlGravatar David Woodhouse 1-0/+3
2018-01-26x86/cpufeatures: Add CPUID_7_EDX CPUID leafGravatar David Woodhouse 1-3/+5
2018-01-18x86/intel_rdt: Enumerate L2 Code and Data Prioritization (CDP) featureGravatar Fenghua Yu 1-0/+1
2018-01-17x86/cpufeature: Move processor tracing out of scattered featuresGravatar Paolo Bonzini 1-1/+1
2018-01-16Merge branch 'sev-v9-p2' of https://github.com/codomania/kvmGravatar Paolo Bonzini 1-0/+1
2018-01-15x86/retpoline: Fill RSB on context switch for affected CPUsGravatar David Woodhouse 1-0/+1
2018-01-12x86/retpoline: Add initial retpoline supportGravatar David Woodhouse 1-0/+2
2018-01-06x86/cpufeatures: Add X86_BUG_SPECTRE_V[12]Gravatar David Woodhouse 1-0/+2
2018-01-05x86/pti: Rename BUG_CPU_INSECURE to BUG_CPU_MELTDOWNGravatar Thomas Gleixner 1-1/+1
2017-12-23x86/mm: Use INVPCID for __native_flush_tlb_single()Gravatar Dave Hansen 1-0/+1
2017-12-23x86/cpufeatures: Add X86_BUG_CPU_INSECUREGravatar Thomas Gleixner 1-1/+2
2017-12-17x86: Make X86_BUG_FXSAVE_LEAK detectable in CPUID on AMDGravatar Rudolf Marek 1-0/+1
2017-12-17x86/cpufeature: Add User-Mode Instruction Prevention definitionsGravatar Ricardo Neri 1-0/+1
2017-12-06x86/cpufeatures: Make X86_BUG_FXSAVE_LEAK detectable in CPUID on AMDGravatar Rudolf Marek 1-0/+1
2017-12-04x86/CPU/AMD: Add the Secure Encrypted Virtualization CPU featureGravatar Tom Lendacky 1-0/+1
2017-11-08x86/cpufeature: Add User-Mode Instruction Prevention definitionsGravatar Ricardo Neri 1-0/+1
2017-11-07x86/cpufeatures: Fix various details in the feature definitionsGravatar Ingo Molnar 1-75/+74
2017-11-07x86/cpufeatures: Re-tabulate the X86_FEATURE definitionsGravatar Ingo Molnar 1-254/+254
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.