aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/ingenic/jz4725b-cgu.c
AgeCommit message (Expand)AuthorFilesLines
2022-02-17clk: jz4725b: fix mmc0 clock gatingGravatar Siarhei Volkau 1-2/+1
2021-11-11dt-bindings: Rename Ingenic CGU headers to ingenic,*.hGravatar Paul Cercueil 1-1/+1
2021-06-27clk: Support bypassing dividersGravatar Paul Cercueil 1-6/+6
2020-05-28clk: Ingenic: Adjust cgu code to make it compatible with X1830.Gravatar 周琰杰 (Zhou Yanjie) 1-0/+4
2019-08-12clk: ingenic: Use CLK_OF_DECLARE_DRIVER macroGravatar Paul Cercueil 1-1/+1
2019-06-25clk: ingenic: Handle setting the Low-Power Mode bitGravatar Paul Cercueil 1-0/+3
2019-06-07clk: ingenic/jz4725b: Fix "pll half" divider not read/written properlyGravatar Paul Cercueil 1-1/+8
2019-06-07clk: ingenic/jz4725b: Fix incorrect dividers for main clocksGravatar Paul Cercueil 1-5/+24
2019-04-11clk: ingenic: jz4725b: Add UDC PHY clockGravatar Paul Cercueil 1-0/+6
2018-10-16clk: Add Ingenic jz4725b CGU driverGravatar Paul Cercueil 1-0/+225