aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/renesas/r8a77965-cpg-mssr.c
AgeCommit message (Expand)AuthorFilesLines
2022-04-13clk: renesas: Move RPC core clocksGravatar Geert Uytterhoeven 1-5/+4
2021-11-19clk: renesas: rcar-gen3: Add SDnH clockGravatar Wolfram Sang 1-4/+8
2021-10-15clk: renesas: r8a779[56]x: Add MLP clocksGravatar Andrey Gusakov 1-0/+1
2021-03-08clk: renesas: r8a77965: Add DAB clockGravatar Fabrizio Castro 1-0/+1
2020-12-28clk: renesas: r8a77965: Add TMU clocksGravatar Niklas Söderlund 1-0/+5
2020-06-22clk: renesas: rcar-gen3: Mark RWDT clocks as criticalGravatar Ulrich Hecht 1-0/+1
2020-02-10clk: renesas: r8a77965: Add RPC clocksGravatar Dirk Behme 1-0/+8
2020-02-10clk: renesas: rcar-gen3: Add CCREE clocksGravatar Geert Uytterhoeven 1-1/+3
2019-11-01clk: renesas: r8a77965: Remove superfluous semicolonGravatar Geert Uytterhoeven 1-1/+1
2019-06-18clk: renesas: r8a77965: Add CMM clocksGravatar Jacopo Mondi 1-0/+3
2019-05-21clk: renesas: r8a779{5|6|65}: Add TPU clockGravatar Cao Van Dong 1-0/+1
2019-04-02clk: renesas: rcar-gen3: Rename DRIF clocksGravatar Takeshi Kihara 1-8/+9
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of Audio-DMACGravatar Takeshi Kihara 1-2/+2
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of SYS-DMACGravatar Takeshi Kihara 1-2/+2
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of HS-USBGravatar Kazuya Mizuguchi 1-1/+1
2019-04-02clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCIGravatar Kazuya Mizuguchi 1-2/+2
2019-04-02clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offsetGravatar Simon Horman 1-1/+1
2019-04-02clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisorGravatar Takeshi Kihara 1-1/+1
2018-12-04clk: renesas: r8a77965: Add CPEX clockGravatar Geert Uytterhoeven 1-0/+1
2018-08-28clk: renesas: r8a77965: Add FDP clockGravatar Hoan Nguyen An 1-0/+1
2018-08-27clk: renesas: r8a77965: Add SATA clockGravatar Takeshi Kihara 1-0/+1
2018-08-27clk: renesas: r8a77965: Add OSC EXTAL predivider configurationGravatar Geert Uytterhoeven 1-33/+33
2018-08-27clk: renesas: rcar-gen3: Rename rint to .rGravatar Geert Uytterhoeven 1-1/+2
2018-04-16clk: renesas: r8a77965: Add MSIOF controller clocksGravatar Takeshi Kihara 1-0/+4
2018-03-13clk: renesas: r8a77965: Replace DU2 clockGravatar Jacopo Mondi 1-1/+1
2018-02-26clk: renesas: cpg-mssr: Add support for R-Car M3-NGravatar Jacopo Mondi 1-0/+334