aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/samsung
AgeCommit message (Expand)AuthorFilesLines
2014-01-28Merge tag 'clk-for-linus-3.14-part2' of git://git.linaro.org/people/mike.turq...Gravatar Linus Torvalds 1-1/+1
2014-01-23Merge tag 'clk-for-linus-3.14-part1' of git://git.linaro.org/people/mike.turq...Gravatar Linus Torvalds 5-1164/+1282
2014-01-23Merge tag 'fixes-nc-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/g...Gravatar Linus Torvalds 1-1/+2
2014-01-20Merge branch 'for-next' into for-linusGravatar Takashi Iwai 1-2/+2
2014-01-17clk: samsung: Remove unneeded semicolonGravatar Sachin Kamat 1-1/+1
2014-01-08clk: exynos-audss: add support for Exynos 5420Gravatar Andrew Bresticker 1-7/+33
2014-01-08clk: exynos5250: add clock ID for div_pcm0Gravatar Andrew Bresticker 1-1/+1
2014-01-08clk: exynos-audss: allow input clocks to be specified in device treeGravatar Andrew Bresticker 1-5/+20
2014-01-08clk: exynos-audss: convert to platform deviceGravatar Andrew Bresticker 1-16/+88
2014-01-08clk: exynos5440: replace clock ID private enums with IDs from DT headerGravatar Andrzej Hajda 1-47/+34
2014-01-08clk: exynos5420: replace clock ID private enums with IDs from DT headerGravatar Andrzej Hajda 1-339/+309
2014-01-08clk: exynos5250: replace clock ID private enums with IDs from DT headerGravatar Andrzej Hajda 1-295/+264
2014-01-08clk: exynos4: replace clock ID private enums with IDs from DT headerGravatar Andrzej Hajda 1-455/+402
2014-01-08clk: exynos5250: register APLL rate tableGravatar Andrew Bresticker 1-1/+24
2013-12-30clk: exynos5250: Add CLK_SET_RATE_PARENT flag to mout_apllGravatar Sachin Kamat 1-1/+2
2013-12-30clk: samsung: exynos5250: Fix parents of gate clocks from MFC domainGravatar Tomasz Figa 1-3/+5
2013-12-30clk: samsung: exynos5250: Correct parent list of audio muxesGravatar Tomasz Figa 1-3/+3
2013-12-30clk: samsung: exynos5250: Add missing unpopulated mux parentsGravatar Tomasz Figa 1-4/+12
2013-12-30clk: samsung: exynos5250: Fix parent of gate clocks from DISP1 domainGravatar Tomasz Figa 1-6/+8
2013-12-30clk: samsung: exynos5250: Fix parents of gate clocks from GSCL domainGravatar Tomasz Figa 1-8/+17
2013-12-30clk: samsung: exynos5250: Make names of mux and div clocks consistentGravatar Tomasz Figa 1-122/+123
2013-12-30clk: samsung: exynos5250: Sort definitions by registers and bitfieldGravatar Tomasz Figa 1-102/+188
2013-12-30Merge branch 'samsung-fixes' into samsung-next-baseGravatar Tomasz Figa 3-11/+15
2013-12-30clk: exynos: File scope reg_save array should depend on PM_SLEEPGravatar Krzysztof Kozlowski 1-5/+5
2013-12-30clk: samsung: exynos5250: Add CLK_IGNORE_UNUSED flag for the sysreg clockGravatar Abhilash Kesavan 1-1/+2
2013-12-30clk: samsung: exynos5250: Add MDMA0 clocksGravatar Abhilash Kesavan 1-1/+4
2013-12-30clk: samsung: exynos5250: Fix ACP gate register offsetGravatar Abhilash Kesavan 1-1/+1
2013-12-30clk: exynos5250: fix sysmmu_mfc{l,r} gate clocksGravatar Andrew Bresticker 1-2/+2
2013-12-30clk: samsung: exynos4: Correct SRC_MFC registerGravatar Seung-Woo Kim 1-1/+1
2013-12-21clk: samsung: exynos4: Fix definition of div_mmc_pre4 dividerGravatar Tomasz Figa 1-1/+2
2013-12-04clk: exynos5420: fix cpll clock register offsetsGravatar Chander Kashyap 1-2/+2
2013-11-24clk: samsung: s3c64xx: Remove clock aliases of old DMA driverGravatar Tomasz Figa 1-2/+0
2013-11-24clk: samsung: s3c64xx: Add aliases for DMA clocksGravatar Tomasz Figa 1-0/+2
2013-09-17ARM: S3C64XX: Migrate clock handling to Common Clock FrameworkGravatar Tomasz Figa 1-2/+0
2013-09-09Merge tag 'clk-for-linus-3.12' of git://git.linaro.org/people/mturquette/linuxGravatar Linus Torvalds 11-508/+1702
2013-09-06clk: samsung: exynos5250: Simplify registration of PLL rate tablesGravatar Tomasz Figa 1-10/+2
2013-09-06clk: samsung: exynos4: Register PLL rate tables for Exynos4x12Gravatar Tomasz Figa 1-0/+49
2013-09-06clk: samsung: exynos4: Register PLL rate tables for Exynos4210Gravatar Tomasz Figa 1-0/+45
2013-09-06clk: samsung: exynos4: Reorder registration of mout_vpllsrcGravatar Tomasz Figa 1-1/+7
2013-09-06clk: samsung: pll: Add support for rate configuration of PLL46xxGravatar Tomasz Figa 2-1/+135
2013-09-06clk: samsung: pll: Use new registration method for PLL46xxGravatar Tomasz Figa 3-65/+14
2013-09-06clk: samsung: pll: Add support for rate configuration of PLL45xxGravatar Tomasz Figa 2-1/+119
2013-09-06clk: samsung: pll: Use new registration method for PLL45xxGravatar Tomasz Figa 3-62/+20
2013-09-06clk: samsung: exynos4: Rename exynos4_plls to exynos4x12_pllsGravatar Tomasz Figa 1-3/+3
2013-09-06clk: samsung: exynos4: Remove checks for DT nodeGravatar Tomasz Figa 1-7/+4
2013-09-06clk: samsung: exynos4: Remove unused static clkdev aliasesGravatar Tomasz Figa 1-184/+172
2013-09-06clk: samsung: Modify _get_rate() helper to use __clk_lookup()Gravatar Tomasz Figa 3-9/+7
2013-09-06clk: samsung: exynos4: Use separate aliases for cpufreq related clocksGravatar Tomasz Figa 1-8/+27
2013-08-29clk/exynos5420: assign dout_pixel id to pixel clock dividerGravatar Rahul Sharma 1-1/+4
2013-08-29clk/exynos5420: add hdmi mux to change parents in hdmi driverGravatar Rahul Sharma 1-1/+4