aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi-ng
AgeCommit message (Expand)AuthorFilesLines
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGravatar Greg Kroah-Hartman 3-0/+3
2017-09-13Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Gravatar Linus Torvalds 22-36/+2990
2017-08-31Merge tag 'sunxi-clk-for-4.14-3' of https://git.kernel.org/pub/scm/linux/kern...Gravatar Stephen Boyd 4-0/+1531
2017-08-30clk: sunxi-ng: Provide a default reset hookGravatar Maxime Ripard 1-0/+12
2017-08-30clk: sunxi-ng: a83t: Support new timing mode for mmc2 clockGravatar Chen-Yu Tsai 1-8/+2
2017-08-30clk: sunxi-ng: Add MP_MMC clocks that support MMC timing modes switchingGravatar Chen-Yu Tsai 2-0/+110
2017-08-30clk: sunxi-ng: Add interface to query or configure MMC timing modes.Gravatar Chen-Yu Tsai 3-0/+75
2017-08-24clk: sunxi-ng: Add sun4i/sun7i CCU driverGravatar Priit Laes 4-0/+1531
2017-08-23Merge tag 'sunxi-clk-for-4.14-2' of https://git.kernel.org/pub/scm/linux/kern...Gravatar Stephen Boyd 14-22/+1452
2017-08-19clk: sunxi-ng: support R40 SoCGravatar Icenowy Zheng 4-0/+1365
2017-08-14clk: sunxi-ng: nkm: add support for fixed post-dividerGravatar Icenowy Zheng 2-3/+21
2017-08-14clk: sunxi-ng: div: Add support for fixed post-dividerGravatar Priit Laes 2-4/+21
2017-08-04clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3Gravatar Icenowy Zheng 1-1/+1
2017-08-04clk: sunxi-ng: h3: gate then ungate PLL CPU clk after rate changeGravatar Chen-Yu Tsai 1-0/+11
2017-08-02Merge branch 'clk-fixes' into clk-nextGravatar Stephen Boyd 1-1/+1
2017-08-01clk: sunxi-ng: Wait for lock when using fractional modeGravatar Jernej Škrabec 4-4/+8
2017-08-01clk: sunxi-ng: Make fractional helper less chattyGravatar Jernej Škrabec 1-5/+5
2017-08-01clk: sunxi-ng: multiplier: Fix fractional modeGravatar Jernej Škrabec 1-2/+5
2017-08-01clk: sunxi-ng: Fix fractional mode for N-M clocksGravatar Jernej Škrabec 1-2/+14
2017-07-27clk: sunxi-ng: Fix header guard of ccu-sun8i-r.hGravatar Matthias Kaehlcke 1-1/+1
2017-07-24clk: sunxi-ng: sun5i: Add clk_set_rate_parent to the CPU clockGravatar Maxime Ripard 1-1/+1
2017-07-21clk: Convert to using %pOF instead of full_nameGravatar Rob Herring 7-14/+7
2017-06-16clk: sunxi-ng: Staticize ccu_mux_helper_unapply_prediv()Gravatar Stephen Boyd 1-1/+1
2017-06-16Merge tag 'sunxi-clk-for-4.13' of https://git.kernel.org/pub/scm/linux/kernel...Gravatar Stephen Boyd 21-260/+1562
2017-06-14Merge tag 'sunxi-clk-fixes-for-4.12' of https://git.kernel.org/pub/scm/linux/...Gravatar Stephen Boyd 5-4/+9
2017-06-07clk: sunxi-ng: Move all clock types to a libraryGravatar Stephen Boyd 2-132/+22
2017-06-07clk: sunxi-ng: a83t: Add support for A83T's PRCMGravatar Chen-Yu Tsai 1-0/+107
2017-06-07clk: sunxi-ng: select SUNXI_CCU_MULT for sun8i-a83tGravatar Arnd Bergmann 1-0/+1
2017-06-07clk: sunxi-ng: a83t: Fix audio PLL divider offsetGravatar Chen-Yu Tsai 1-1/+1
2017-06-07clk: sunxi-ng: a83t: Fix PLL lock status register offsetGravatar Chen-Yu Tsai 1-1/+1
2017-06-07clk: sunxi-ng: Add driver for A83T CCUGravatar Chen-Yu Tsai 4-0/+998
2017-06-07clk: sunxi-ng: Support multiple variable pre-dividersGravatar Chen-Yu Tsai 9-47/+54
2017-06-07clk: sunxi-ng: de2: fix wrong pointer passed to PTR_ERR()Gravatar Wei Yongjun 1-1/+1
2017-06-07clk: sunxi-ng: sun5i: Export video PLLsGravatar Maxime Ripard 1-2/+4
2017-06-07clk: sunxi-ng: mux: Re-adjust parent rateGravatar Maxime Ripard 1-5/+28
2017-06-07clk: sunxi-ng: mux: Change pre-divider application function prototypeGravatar Maxime Ripard 5-33/+28
2017-06-07clk: sunxi-ng: mux: split out the pre-divider computation codeGravatar Maxime Ripard 1-12/+20
2017-06-07clk: sunxi-ng: mux: Don't just rely on the parent for CLK_SET_RATE_PARENTGravatar Maxime Ripard 1-13/+1
2017-06-07clk: sunxi-ng: div: Switch to divider_round_rateGravatar Maxime Ripard 1-23/+4
2017-06-07clk: sunxi-ng: Pass the parent and a pointer to the clocks round rateGravatar Maxime Ripard 6-18/+25
2017-06-07clk: sunxi-ng: explicitly include linux/spinlock.hGravatar Tobias Klauser 1-0/+1
2017-06-07clk: sunxi-ng: add support for DE2 CCUGravatar Icenowy Zheng 4-0/+294
2017-05-31clk: sunxi-ng: a64: Export PLL_PERIPH0 clock for the PRCMGravatar Chen-Yu Tsai 1-1/+3
2017-05-31clk: sunxi-ng: h3: Export PLL_PERIPH0 clock for the PRCMGravatar Chen-Yu Tsai 1-1/+3
2017-05-25clk: sunxi-ng: sun5i: Fix ahb_bist_clk definitionGravatar Boris Brezillon 1-1/+1
2017-05-18clk: sunxi-ng: enable SUNXI_CCU_MP for PRCMGravatar Arnd Bergmann 1-0/+1
2017-05-14clk: sunxi-ng: v3s: Fix usb otg device reset bitGravatar Yong Deng 1-1/+1
2017-05-14clk: sunxi-ng: a31: Correct lcd1-ch1 clock register offsetGravatar Chen-Yu Tsai 1-1/+1
2017-05-10Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Gravatar Linus Torvalds 17-53/+710
2017-04-28clk: sunxi-ng: always select CCU_GATEGravatar Arnd Bergmann 1-1/+1