aboutsummaryrefslogtreecommitdiff
path: root/drivers/cxl/acpi.c
AgeCommit message (Expand)AuthorFilesLines
2024-05-01cxl/acpi: Cleanup __cxl_parse_cfmws()Gravatar Dan Williams 1-42/+51
2024-04-08cxl: Consolidate dport access_coordinate ->hb_coord and ->sw_coord into ->coordGravatar Dave Jiang 1-1/+1
2024-04-08cxl: Fix incorrect region perf data calculationGravatar Dave Jiang 1-12/+1
2024-03-12ACPI: HMAT / cxl: Add retrieval of generic port coordinates for both access c...Gravatar Dave Jiang 1-3/+5
2024-02-20cxl/acpi: Fix load failures due to single window creation failureGravatar Dan Williams 1-18/+28
2024-01-05cxl: Convert find_cxl_root() to return a 'struct cxl_root *'Gravatar Dave Jiang 1-4/+2
2023-12-22cxl: Store the access coordinates for the generic portsGravatar Dave Jiang 1-0/+25
2023-12-22cxl: Add support for _DSM Function for retrieving QTG IDGravatar Dave Jiang 1-3/+129
2023-10-27cxl: Export QTG ids from CFMWS to sysfs as qos_class attributeGravatar Dave Jiang 1-0/+3
2023-09-22cxl/acpi: Annotate struct cxl_cxims_data with __counted_byGravatar Kees Cook 1-2/+2
2023-07-18cxl/acpi: Return 'rc' instead of '0' in cxl_parse_cfmws()Gravatar Breno Leitao 1-1/+1
2023-07-18cxl/acpi: Fix a use-after-free in cxl_parse_cfmws()Gravatar Breno Leitao 1-2/+1
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlGravatar Dan Williams 1-90/+116
2023-06-25cxl/port: Rename CXL_DECODER_{EXPANDER, ACCELERATOR} => {HOSTONLYMEM, DEVMEM}Gravatar Dan Williams 1-1/+1
2023-06-25cxl/acpi: Directly bind the CEDT detected CHBCR to the Host Bridge's portGravatar Robert Richter 1-28/+63
2023-06-25cxl/acpi: Move add_host_bridge_uport() after cxl_get_chbs()Gravatar Robert Richter 1-45/+45
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationGravatar Robert Richter 1-30/+21
2023-02-10Merge branch 'for-6.3/cxl-ram-region' into cxl/nextGravatar Dan Williams 1-1/+2
2023-02-10cxl/dax: Create dax devices for CXL RAM regionsGravatar Dan Williams 1-1/+2
2023-02-07Merge branch 'for-6.3/cxl' into cxl/nextGravatar Dan Williams 1-1/+1
2023-01-26cxl: fix spelling mistakesGravatar Randy Dunlap 1-1/+1
2023-01-25cxl/pmem: Fix nvdimm unregistration when cxl_pmem driver is absentGravatar Dan Williams 1-1/+0
2022-12-05cxl: update names for interleave ways conversion macrosGravatar Dave Jiang 1-3/+3
2022-12-05cxl: update names for interleave granularity conversion macrosGravatar Dave Jiang 1-2/+2
2022-12-05cxl/acpi: Warn about an invalid CHBCR in an existing CHBS entryGravatar Robert Richter 1-1/+2
2022-12-05cxl/acpi: Fail decoder add if CXIMS for HBIG is missingGravatar Alison Schofield 1-0/+5
2022-12-05Merge branch 'for-6.2/cxl-xor' into for-6.2/cxlGravatar Dan Williams 1-3/+134
2022-12-03cxl/acpi: Support CXL XOR Interleave Math (CXIMS)Gravatar Alison Schofield 1-3/+134
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBGravatar Robert Richter 1-5/+46
2022-12-02cxl/ACPI: Register CXL host ports by bridge deviceGravatar Robert Richter 1-18/+20
2022-12-02tools/testing/cxl: Make mock CEDT parsing more robustGravatar Dan Williams 1-0/+4
2022-12-02cxl/acpi: Move rescan to the workqueueGravatar Dan Williams 1-2/+15
2022-12-01cxl/acpi: Simplify cxl_nvdimm_bridge probingGravatar Dan Williams 1-0/+1
2022-11-14cxl/acpi: Improve debug messages in cxl_acpi_probe()Gravatar Robert Richter 1-4/+8
2022-11-14cxl: Unify debug messages when calling devm_cxl_add_dport()Gravatar Robert Richter 1-5/+2
2022-11-14cxl: Unify debug messages when calling devm_cxl_add_port()Gravatar Robert Richter 1-2/+0
2022-08-01cxl/acpi: Minimize granularity for x1 interleavesGravatar Dan Williams 1-0/+6
2022-08-01cxl/acpi: Autoload driver for 'cxl_acpi' test devicesGravatar Dan Williams 1-0/+7
2022-07-21cxl/port: Record parent dport when adding portsGravatar Dan Williams 1-2/+1
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Gravatar Dan Williams 1-4/+36
2022-07-21cxl/acpi: Track CXL resources in iomem_resourceGravatar Dan Williams 1-3/+141
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Gravatar Dan Williams 1-1/+3
2022-07-09cxl: Introduce cxl_to_{ways,granularity}Gravatar Dan Williams 1-15/+19
2022-07-09cxl/core: Drop ->platform_res attribute for root decodersGravatar Dan Williams 1-7/+10
2022-04-28cxl/acpi: Add root device lockdep validationGravatar Dan Williams 1-0/+13
2022-02-08cxl/core/port: Fix / relax decoder target enumerationGravatar Dan Williams 1-1/+1
2022-02-08cxl/mem: Add the cxl_mem driverGravatar Ben Widawsky 1-1/+2
2022-02-08cxl/core/port: Add switch port enumerationGravatar Dan Williams 1-16/+1
2022-02-08cxl/core/port: Remove @host argument for dport + decoder enumerationGravatar Dan Williams 1-1/+1
2022-02-08cxl/port: Add a driver for 'struct cxl_port' objectsGravatar Ben Widawsky 1-25/+1
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.