aboutsummaryrefslogtreecommitdiff
path: root/drivers/cxl/cxlmem.h
AgeCommit message (Expand)AuthorFilesLines
2023-02-25Merge tag 'cxl-for-6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxlGravatar Linus Torvalds 1-9/+177
2023-02-16Merge branch 'for-6.3/cxl-events' into cxl/nextGravatar Dan Williams 1-0/+1
2023-02-16cxl/mem: Add kdoc param for event log driver stateGravatar Alison Schofield 1-0/+1
2023-02-14Merge branch 'for-6.3/cxl-rr-emu' into cxl/nextGravatar Dan Williams 1-12/+0
2023-02-14cxl/port: Export cxl_dvsec_rr_decode() to cxl_portGravatar Dave Jiang 1-12/+0
2023-02-10Merge branch 'for-6.3/cxl-ram-region' into cxl/nextGravatar Dan Williams 1-0/+5
2023-02-10Merge branch 'for-6.3/cxl' into cxl/nextGravatar Dan Williams 1-1/+0
2023-02-10cxl/mem: Remove unused CXL_CMD_FLAG_NONE defineGravatar Ira Weiny 1-1/+0
2023-02-10tools/testing/cxl: Define a fixed volatile configuration to parseGravatar Dan Williams 1-0/+3
2023-02-10cxl/memdev: Fix endpoint port removalGravatar Dan Williams 1-0/+2
2023-01-30cxl/pci: Set the device timestampGravatar Jonathan Cameron 1-0/+9
2023-01-27driver core: make struct bus_type.uevent() take a const *Gravatar Greg Kroah-Hartman 1-1/+1
2023-01-26cxl/mem: Trace Memory Module Event RecordGravatar Ira Weiny 1-0/+26
2023-01-26cxl/mem: Trace DRAM Event RecordGravatar Ira Weiny 1-0/+23
2023-01-26cxl/mem: Trace General Media Event RecordGravatar Ira Weiny 1-0/+19
2023-01-26cxl/mem: Wire up event interruptsGravatar Davidlohr Bueso 1-0/+19
2023-01-26cxl/mem: Read, trace, and clear events on driver loadGravatar Ira Weiny 1-0/+79
2022-12-06cxl/mbox: Add variable output size validation for internal commandsGravatar Dan Williams 1-0/+2
2022-12-06cxl/mbox: Enable cxl_mbox_send_cmd() users to validate output sizeGravatar Dan Williams 1-2/+2
2022-12-05Merge branch 'for-6.2/cxl-aer' into for-6.2/cxlGravatar Dan Williams 1-0/+2
2022-12-05Merge branch 'for-6.2/cxl-security' into for-6.2/cxlGravatar Dan Williams 1-0/+41
2022-12-05cxl/port: Add RCD endpoint port enumerationGravatar Dan Williams 1-0/+2
2022-12-05cxl/mem: Move devm_cxl_add_endpoint() from cxl_core to cxl_memGravatar Dan Williams 1-0/+9
2022-12-03cxl/pci: Add (hopeful) error handling supportGravatar Dan Williams 1-0/+2
2022-12-02cxl/pmem: Refactor nvdimm device registration, delete the workqueueGravatar Dan Williams 1-0/+4
2022-12-01cxl/pmem: Add "Passphrase Secure Erase" security command supportGravatar Dave Jiang 1-0/+8
2022-12-01cxl/pmem: Add "Unlock" security command supportGravatar Dave Jiang 1-0/+1
2022-12-01cxl/pmem: Add "Freeze Security State" security command supportGravatar Dave Jiang 1-0/+1
2022-12-01cxl/pmem: Add Disable Passphrase security command supportGravatar Dave Jiang 1-0/+8
2022-12-01cxl/pmem: Add "Set Passphrase" security command supportGravatar Dave Jiang 1-0/+15
2022-11-30cxl/pmem: Introduce nvdimm_security_ops with ->get_flags() operationGravatar Dave Jiang 1-0/+8
2022-07-25cxl/region: Attach endpoint decodersGravatar Dan Williams 1-0/+5
2022-07-21cxl/hdm: Enumerate allocated DPAGravatar Dan Williams 1-0/+13
2022-07-19cxl/pci: Create PCI DOE mailbox's for memory devicesGravatar Ira Weiny 1-0/+3
2022-07-10tools/testing/cxl: Add partition supportGravatar Dan Williams 1-0/+7
2022-07-10cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'Gravatar Dan Williams 1-0/+4
2022-07-09cxl/mem: Convert partition-info to resourcesGravatar Dan Williams 1-4/+6
2022-06-21cxl/mbox: Use __le32 in get,set_lsa mailbox structuresGravatar Alison Schofield 1-4/+4
2022-05-19cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreGravatar Dan Williams 1-1/+0
2022-05-19cxl/pci: Move cxl_await_media_ready() to the coreGravatar Dan Williams 1-2/+1
2022-04-22PM: CXL: Disable suspendGravatar Dan Williams 1-0/+11
2022-04-12cxl/mbox: Improve handling of mbox_cmd hw return codesGravatar Davidlohr Bueso 1-1/+52
2022-04-12cxl/mbox: Block immediate mode in SET_PARTITION_INFO commandGravatar Alison Schofield 1-0/+7
2022-02-08cxl/mem: Add the cxl_mem driverGravatar Ben Widawsky 1-0/+8
2022-02-08cxl/pci: Emit device serial numberGravatar Dan Williams 1-0/+2
2022-02-08cxl/pci: Implement wait for media activeGravatar Ben Widawsky 1-0/+2
2022-02-08cxl/pci: Retrieve CXL DVSEC memory infoGravatar Ben Widawsky 1-0/+14
2022-02-08cxl/pci: Cache device DVSEC offsetGravatar Ben Widawsky 1-0/+2
2022-02-08cxl/pci: Store component register base in cxldsGravatar Ben Widawsky 1-0/+3
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreGravatar Dan Williams 1-0/+8
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.