aboutsummaryrefslogtreecommitdiff
path: root/drivers/cxl
AgeCommit message (Expand)AuthorFilesLines
2023-06-29cxl: Fix one kernel-doc commentGravatar Yang Li 1-1/+1
2023-06-27cxl/pci: Use correct flag for sanitize pollingGravatar Davidlohr Bueso 1-1/+1
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlGravatar Dan Williams 12-291/+443
2023-06-25Merge branch 'for-6.5/cxl-perf' into for-6.5/cxlGravatar Dan Williams 10-7/+224
2023-06-25perf: CXL Performance Monitoring Unit driverGravatar Jonathan Cameron 1-0/+13
2023-06-25Merge branch 'for-6.5/cxl-region-fixes' into for-6.5/cxlGravatar Dan Williams 2-46/+72
2023-06-25Merge branch 'for-6.5/cxl-type-2' into for-6.5/cxlGravatar Dan Williams 16-445/+515
2023-06-25Merge branch 'for-6.5/cxl-fwupd' into for-6.5/cxlGravatar Dan Williams 4-0/+395
2023-06-25Merge branch 'for-6.5/cxl-background' into for-6.5/cxlGravatar Dan Williams 6-21/+434
2023-06-25cxl: add a firmware update mechanism using the sysfs firmware loaderGravatar Vishal Verma 4-0/+395
2023-06-25cxl/mem: Support Secure EraseGravatar Davidlohr Bueso 3-1/+34
2023-06-25cxl/mem: Wire up Sanitization supportGravatar Davidlohr Bueso 4-0/+132
2023-06-25cxl/mbox: Add sanitization handling machineryGravatar Davidlohr Bueso 3-3/+91
2023-06-25cxl/mem: Introduce security state sysfs fileGravatar Davidlohr Bueso 3-0/+46
2023-06-25cxl/mbox: Allow for IRQ_NONE case in the isrGravatar Davidlohr Bueso 1-2/+4
2023-06-25Revert "cxl/port: Enable the HDM decoder capability for switch ports"Gravatar Dan Williams 3-33/+9
2023-06-25cxl/memdev: Formalize endpoint port linkageGravatar Dan Williams 4-5/+8
2023-06-25cxl/pci: Unconditionally unmask 256B Flit errorsGravatar Dan Williams 1-16/+2
2023-06-25cxl/region: Manage decoder target_type at decoder-attach timeGravatar Dan Williams 1-0/+12
2023-06-25cxl/hdm: Default CXL_DEVTYPE_DEVMEM decoders to CXL_DECODER_DEVMEMGravatar Dan Williams 2-10/+27
2023-06-25cxl/port: Rename CXL_DECODER_{EXPANDER, ACCELERATOR} => {HOSTONLYMEM, DEVMEM}Gravatar Dan Williams 5-12/+13
2023-06-25cxl/memdev: Make mailbox functionality optionalGravatar Dan Williams 3-1/+28
2023-06-25cxl/mbox: Move mailbox related driver state to its own data structureGravatar Dan Williams 7-271/+312
2023-06-25cxl: Remove leftover attribute documentation in 'struct cxl_dev_state'Gravatar Dan Williams 1-1/+0
2023-06-25cxl: Fix kernel-doc warningsGravatar Dan Williams 1-3/+3
2023-06-25cxl/regs: Clarify when a 'struct cxl_register_map' is input vs outputGravatar Dan Williams 2-6/+6
2023-06-25cxl/region: Fix state transitions after reset failureGravatar Dan Williams 1-11/+15
2023-06-25cxl/region: Flag partially torn down regions as unusableGravatar Dan Williams 2-0/+20
2023-06-25cxl/region: Move cache invalidation before region teardown, and before setupGravatar Dan Williams 2-36/+38
2023-06-25cxl/port: Store the downstream port's Component Register mappings in struct c...Gravatar Robert Richter 2-0/+13
2023-06-25cxl/port: Store the port's Component Register mappings in struct cxl_portGravatar Robert Richter 2-0/+29
2023-06-25cxl/pci: Early setup RCH dport component registers from RCRBGravatar Robert Richter 4-18/+57
2023-06-25cxl/mem: Prepare for early RCH dport component register setupGravatar Robert Richter 1-5/+4
2023-06-25cxl/regs: Remove early capability checks in Component Register setupGravatar Robert Richter 3-9/+6
2023-06-25cxl/port: Remove Component Register base address from struct cxl_dportGravatar Robert Richter 2-3/+0
2023-06-25cxl/acpi: Directly bind the CEDT detected CHBCR to the Host Bridge's portGravatar Robert Richter 1-28/+63
2023-06-25cxl/acpi: Move add_host_bridge_uport() after cxl_get_chbs()Gravatar Robert Richter 1-45/+45
2023-06-25cxl/pci: Refactor component register discovery for reuseGravatar Terry Bowman 3-74/+83
2023-06-25cxl/core/regs: Add @dev to cxl_register_mapGravatar Robert Richter 4-24/+31
2023-06-25cxl: Rename 'uport' to 'uport_dev'Gravatar Dan Williams 7-63/+71
2023-06-25cxl: Rename member @dport of struct cxl_dport to @dport_devGravatar Robert Richter 3-14/+14
2023-06-25cxl/rch: Prepare for caching the MMIO mapped PCIe AER capabilityGravatar Dan Williams 4-7/+15
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationGravatar Robert Richter 6-50/+61
2023-05-30cxl/pci: Find and register CXL PMU devicesGravatar Jonathan Cameron 9-1/+155
2023-05-30cxl: Add functions to get an instance of / count regblocks of a given typeGravatar Jonathan Cameron 2-6/+56
2023-05-26cxl: Explicitly initialize resources when media is not readyGravatar Dave Jiang 1-6/+11
2023-05-23cxl/mbox: Add background cmd handling machineryGravatar Davidlohr Bueso 4-1/+106
2023-05-23cxl/pci: Introduce cxl_request_irq()Gravatar Davidlohr Bueso 1-16/+23
2023-05-23cxl/pci: Allocate irq vectors earlier during probeGravatar Davidlohr Bueso 1-4/+4
2023-05-19cxl/port: Fix NULL pointer access in devm_cxl_add_port()Gravatar Robert Richter 1-4/+3
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.