aboutsummaryrefslogtreecommitdiff
path: root/drivers/cxl
AgeCommit message (Expand)AuthorFilesLines
2022-08-05cxl/hdm: Fix skip allocations vs multiple pmem allocationsGravatar Dan Williams 1-1/+10
2022-08-05cxl/region: Disallow region granularity != window granularityGravatar Dan Williams 1-6/+7
2022-08-05cxl/region: Fix x1 interleave to greater than x1 interleave routingGravatar Dan Williams 1-1/+5
2022-08-05cxl/region: Move HPA setup to cxl_region_attach()Gravatar Dan Williams 2-26/+24
2022-08-05cxl/region: Fix decoder interleave programmingGravatar Dan Williams 1-0/+3
2022-08-05cxl/region: describe targets and nr_targets members of cxl_region_paramsGravatar Bagas Sanjaya 1-0/+2
2022-08-05cxl/regions: add padding for cxl_rr_ep_add nested listsGravatar Bagas Sanjaya 1-0/+3
2022-08-05cxl/region: Fix IS_ERR() vs NULL checkGravatar Dan Carpenter 1-2/+2
2022-08-05cxl/region: Fix region reference target accountingGravatar Dan Williams 1-28/+43
2022-08-05cxl/region: Fix region commit uninitialized variable warningGravatar Dan Williams 1-17/+13
2022-08-05cxl/region: Fix port setup uninitialized variable warningsGravatar Dan Williams 1-3/+22
2022-08-01cxl/region: Stop initializing interleave granularityGravatar Dan Williams 1-4/+0
2022-08-01cxl/hdm: Fix DPA reservation vs cxl_endpoint_decoder lifetimeGravatar Dan Williams 1-2/+5
2022-08-01cxl/acpi: Minimize granularity for x1 interleavesGravatar Dan Williams 2-0/+8
2022-08-01cxl/region: Delete 'region' attribute from root decodersGravatar Dan Williams 1-1/+2
2022-08-01cxl/acpi: Autoload driver for 'cxl_acpi' test devicesGravatar Dan Williams 1-0/+7
2022-08-01cxl/region: decrement ->nr_targets on error in cxl_region_attach()Gravatar Dan Carpenter 1-1/+3
2022-08-01cxl/region: prevent underflow in ways_to_cxl()Gravatar Dan Carpenter 2-3/+4
2022-08-01cxl/region: uninitialized variable in alloc_hpa()Gravatar Dan Carpenter 1-1/+1
2022-07-26cxl/region: Introduce cxl_pmem_region objectsGravatar Dan Williams 6-5/+420
2022-07-26cxl/pmem: Fix offline_nvdimm_bus() to offline by bridgeGravatar Dan Williams 2-4/+18
2022-07-26cxl/region: Add region driver boiler plateGravatar Dan Williams 4-1/+66
2022-07-25cxl/hdm: Commit decoder state to hardwareGravatar Dan Williams 4-11/+424
2022-07-25cxl/region: Program target listsGravatar Dan Williams 4-11/+259
2022-07-25cxl/region: Attach endpoint decodersGravatar Dan Williams 5-12/+394
2022-07-25cxl/acpi: Add a host-bridge index lookup mechanismGravatar Dan Williams 2-0/+18
2022-07-25cxl/region: Enable the assignment of endpoint decoders to regionsGravatar Dan Williams 5-2/+321
2022-07-25cxl/region: Allocate HPA capacity to regionsGravatar Dan Williams 3-1/+154
2022-07-25cxl/region: Add interleave geometry attributesGravatar Ben Widawsky 2-0/+167
2022-07-25cxl/region: Add a 'uuid' attributeGravatar Ben Widawsky 2-0/+143
2022-07-21cxl/region: Add region creation supportGravatar Ben Widawsky 6-0/+274
2022-07-21cxl/mem: Enumerate port targets before adding endpointsGravatar Dan Williams 3-29/+47
2022-07-21cxl/hdm: Add sysfs attributes for interleave ways + granularityGravatar Ben Widawsky 1-0/+23
2022-07-21cxl/port: Move dport tracking to an xarrayGravatar Dan Williams 3-56/+47
2022-07-21cxl/port: Move 'cxl_ep' references to an xarray per portGravatar Dan Williams 2-34/+30
2022-07-21cxl/port: Record parent dport when adding portsGravatar Dan Williams 4-20/+27
2022-07-21cxl/port: Record dport in endpoint referencesGravatar Dan Williams 2-17/+37
2022-07-21cxl/hdm: Add support for allocating DPA to an endpoint decoderGravatar Dan Williams 3-1/+259
2022-07-21cxl/hdm: Track next decoder to allocateGravatar Dan Williams 3-0/+18
2022-07-21cxl/hdm: Add 'mode' attribute to decoder objectsGravatar Dan Williams 3-0/+39
2022-07-21cxl/hdm: Enumerate allocated DPAGravatar Dan Williams 3-11/+149
2022-07-21cxl/core: Define a 'struct cxl_endpoint_decoder'Gravatar Dan Williams 3-14/+41
2022-07-21cxl/core: Define a 'struct cxl_root_decoder'Gravatar Dan Williams 3-13/+76
2022-07-21cxl/acpi: Track CXL resources in iomem_resourceGravatar Dan Williams 1-3/+141
2022-07-21cxl/core: Define a 'struct cxl_switch_decoder'Gravatar Dan Williams 4-84/+175
2022-07-19cxl/port: Read CDAT tableGravatar Ira Weiny 4-0/+234
2022-07-19cxl/pci: Create PCI DOE mailbox's for memory devicesGravatar Ira Weiny 3-0/+48
2022-07-11cxl/pmem: Delete unused nvdimm attributeGravatar Dan Williams 1-1/+0
2022-07-10cxl/hdm: Initialize decoder type for memory expander devicesGravatar Dan Williams 1-5/+11
2022-07-10cxl/port: Cache CXL host bridge dataGravatar Dan Williams 2-1/+19