aboutsummaryrefslogtreecommitdiff
path: root/drivers/spi/spi-dw-core.c
AgeCommit message (Expand)AuthorFilesLines
2020-12-09spi: dw: Add support for 32-bits max xfer sizeGravatar Damien Le Moal 1-7/+37
2020-11-25spi: dw: Fix spi registration for controllers overriding CSGravatar Lars Povlsen 1-1/+2
2020-11-17spi: dw: Set transfer handler before unmasking the IRQsGravatar Serge Semin 1-2/+2
2020-10-08spi: dw: Add poll-based SPI transfers supportGravatar Serge Semin 1-1/+39
2020-10-08spi: dw: Introduce max mem-ops SPI bus frequency settingGravatar Serge Semin 1-1/+3
2020-10-08spi: dw: Add memory operations supportGravatar Serge Semin 1-0/+301
2020-10-08spi: dw: Add generic DW SSI status-check methodGravatar Serge Semin 1-9/+34
2020-10-08spi: dw: Explicitly de-assert CS on SPI transfer completionGravatar Serge Semin 1-1/+1
2020-10-08spi: dw: Discard chip enabling on DMA setup errorGravatar Serge Semin 1-3/+1
2020-10-08spi: dw: Unmask IRQs after enabling the chipGravatar Serge Semin 1-2/+2
2020-10-08spi: dw: Perform IRQ setup in a dedicated functionGravatar Serge Semin 1-18/+23
2020-10-08spi: dw: Refactor IRQ-based SPI transfer procedureGravatar Serge Semin 1-9/+24
2020-10-08spi: dw: Refactor data IO procedureGravatar Serge Semin 1-20/+17
2020-10-08spi: dw: Add DW SPI controller config structureGravatar Serge Semin 1-12/+17
2020-10-08spi: dw: Update Rx sample delay in the config functionGravatar Serge Semin 1-7/+6
2020-10-08spi: dw: Simplify the SPI bus speed config procedureGravatar Serge Semin 1-13/+10
2020-10-08spi: dw: Update SPI bus speed in a config functionGravatar Serge Semin 1-14/+14
2020-10-08spi: dw: Detach SPI device specific CR0 config methodGravatar Serge Semin 1-13/+30
2020-10-08spi: dw: Add DWC SSI capabilityGravatar Serge Semin 1-43/+37
2020-10-08spi: dw: Use an explicit set_cs assignmentGravatar Serge Semin 1-4/+4
2020-09-29spi: spi-dw: Remove extraneous lockingGravatar Serge Semin 1-12/+2
2020-09-29spi: dw: Add KeemBay Master capabilityGravatar Serge Semin 1-0/+4
2020-09-29spi: dw: Convert CS-override to DW SPI capabilitiesGravatar Serge Semin 1-2/+2
2020-09-29spi: dw: Discard DW SSI chip type storagesGravatar Serge Semin 1-4/+2
2020-09-29spi: dw: Disable all IRQs when controller is unusedGravatar Serge Semin 1-5/+5
2020-09-29spi: dw: Initialize n_bytes before the memory barrierGravatar Serge Semin 1-1/+1
2020-09-08spi: dw: Add support for RX sample delay registerGravatar Lars Povlsen 1-0/+26
2020-05-30Merge remote-tracking branch 'spi/for-5.8' into spi-nextGravatar Mark Brown 1-0/+545
2020-05-29spi: dw: Use regset32 DebugFS method to create regdump fileGravatar Serge Semin 1-60/+26
2020-05-29spi: dw: Add core suffix to the DW APB SSI core source fileGravatar Serge Semin 1-0/+577
Copyright © 1990 – 2022 jet tsang zeon-git.
All Rights Reverse Engineered.