index
:
linux.git
arm64-uaccess
master
Linux kernel source tree
Linus Torvalds
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
irqchip
/
irq-sifive-plic.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-03-11
Merge tag 'irq-msi-2024-03-10' of git://git.kernel.org/pub/scm/linux/kernel/g...
Linus Torvalds
1
-105
/
+170
2024-02-23
irqchip/sifive-plic: Improve locking safety by using irqsave/irqrestore
Anup Patel
1
-6
/
+10
2024-02-23
irqchip/sifive-plic: Parse number of interrupts and contexts early in plic_pr...
Anup Patel
1
-10
/
+33
2024-02-23
irqchip/sifive-plic: Cleanup PLIC contexts upon irqdomain creation failure
Anup Patel
1
-20
/
+53
2024-02-23
irqchip/sifive-plic: Use riscv_get_intc_hwnode() to get parent fwnode
Anup Patel
1
-4
/
+5
2024-02-23
irqchip/sifive-plic: Use devm_xyz() for managed allocation
Anup Patel
1
-33
/
+16
2024-02-23
irqchip/sifive-plic: Use dev_xyz() in-place of pr_xyz()
Anup Patel
1
-11
/
+11
2024-02-23
irqchip/sifive-plic: Convert PLIC driver into a platform driver
Anup Patel
1
-40
/
+61
2024-02-19
irqchip/sifive-plic: Enable interrupt if needed before EOI
Nam Cao
1
-1
/
+7
2023-10-27
irqchip/sifive-plic: Fix syscore registration for multi-socket systems
Anup Patel
1
-3
/
+4
2023-04-08
irqchip/irq-sifive-plic: Add syscore callbacks for hibernation
Mason Huo
1
-2
/
+91
2022-11-28
irqchip/sifive-plic: Support wake IRQs
Samuel Holland
1
-2
/
+4
2022-08-06
Merge tag 'riscv-for-linus-5.20-mw0' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
1
-3
/
+4
2022-07-19
riscv: cpu: Add 64bit hartid support on RV64
Sunil V L
1
-3
/
+4
2022-07-10
irqchip/sifive-plic: Separate the enable and mask operations
Samuel Holland
1
-21
/
+34
2022-07-10
irqchip/sifive-plic: Make better use of the effective affinity mask
Samuel Holland
1
-18
/
+9
2022-07-01
irqchip/sifive-plic: Fix T-HEAD PLIC edge trigger handling
Samuel Holland
1
-1
/
+1
2022-07-01
irqchip/sifive-plic: Add support for Renesas RZ/Five SoC
Lad Prabhakar
1
-4
/
+74
2022-03-14
Merge tag 'irqchip-5.18' of git://git.kernel.org/pub/scm/linux/kernel/git/maz...
Thomas Gleixner
1
-12
/
+26
2022-03-02
irqchip/sifive-plic: Disable S-mode IRQs if running in M-mode
Niklas Cassel
1
-5
/
+19
2022-03-02
irqchip/sifive-plic: Improve naming scheme for per context offsets
Niklas Cassel
1
-7
/
+7
2022-02-02
irqchip/sifive-plic: Add missing thead,c900-plic match string
Guo Ren
1
-0
/
+1
2021-11-12
irqchip/sifive-plic: Fixup EOI failed when masked
Guo Ren
1
-1
/
+7
2021-06-10
irqchip: Bulk conversion to generic_handle_domain_irq()
Marc Zyngier
1
-5
/
+3
2021-04-07
irqchip/sifive-plic: Mark two global variables __ro_after_init
Jisheng Zhang
1
-2
/
+2
2020-11-01
irqchip/sifive-plic: Fix chip_data access within a hierarchy
Greentime Hu
1
-4
/
+4
2020-10-25
irqchip/sifive-plic: Fix broken irq_set_affinity() callback
Greentime Hu
1
-1
/
+1
2020-06-09
irqchip: RISC-V per-HART local interrupt controller driver
Anup Patel
1
-9
/
+23
2020-06-09
RISC-V: Rename and move plic_find_hart_id() to arch directory
Anup Patel
1
-15
/
+1
2020-05-25
irqchip/sifive-plic: Improve boot prints for multiple PLIC instances
Anup Patel
1
-2
/
+2
2020-05-25
irqchip/sifive-plic: Setup cpuhp once after boot CPU handler is present
Anup Patel
1
-2
/
+12
2020-05-25
irqchip/sifive-plic: Set default irq affinity in plic_irqdomain_map()
Anup Patel
1
-0
/
+3
2020-05-18
irqchip/sifive-plic: Remove incorrect requirement about number of irq contexts
Wesley W. Terpstra
1
-2
/
+0
2020-04-17
irqchip/sifive-plic: Fix maximum priority threshold value
Atish Patra
1
-1
/
+1
2020-03-16
irqchip/sifive-plic: Add support for multiple PLICs
Atish Patra
1
-30
/
+51
2020-03-16
irqchip/sifive-plic: Enable/Disable external interrupts upon cpu online/offline
Atish Patra
1
-4
/
+34
2020-01-24
Merge tag 'irqchip-5.6' of git://git.kernel.org/pub/scm/linux/kernel/git/maz/...
Thomas Gleixner
1
-4
/
+26
2020-01-20
irqchip/sifive-plic: Support irq domain hierarchy
Yash Shah
1
-4
/
+26
2020-01-04
riscv: prefix IRQ_ macro names with an RV_ namespace
Paul Walmsley
1
-1
/
+1
2019-11-05
riscv: abstract out CSR names for supervisor vs machine mode
Christoph Hellwig
1
-4
/
+7
2019-10-25
Merge tag 'irqchip-fixes-5.4-2' of git://git.kernel.org/pub/scm/linux/kernel/...
Thomas Gleixner
1
-2
/
+2
2019-10-25
irqchip/sifive-plic: Skip contexts except supervisor in plic_init()
Alan Mikhak
1
-2
/
+2
2019-10-14
Merge tag 'irqchip-fixes-5.4-1' of git://git.kernel.org/pub/scm/linux/kernel/...
Thomas Gleixner
1
-14
/
+15
2019-09-18
irqchip/sifive-plic: Switch to fasteoi flow
Marc Zyngier
1
-14
/
+15
2019-09-05
irqchip/sifive-plic: set max threshold for ignored handlers
Christoph Hellwig
1
-2
/
+10
2019-02-21
irqchip/sifive-plic: Implement irq_set_affinity() for SMP host
Anup Patel
1
-6
/
+39
2019-02-21
irqchip/sifive-plic: Differentiate between PLIC handler and context
Anup Patel
1
-8
/
+8
2019-02-21
irqchip/sifive-plic: Add warning in plic_init() if handler already present
Anup Patel
1
-0
/
+5
2019-02-21
irqchip/sifive-plic: Pre-compute context hart base and enable base
Anup Patel
1
-26
/
+21
2019-02-14
irqchip/irq-sifive-plic: Check and continue in case of an invalid cpuid.
Atish Patra
1
-0
/
+5
[next]