aboutsummaryrefslogtreecommitdiff
path: root/drivers/spi/spi-dw-dma.c
AgeCommit message (Expand)AuthorFilesLines
2021-11-16spi: dw: Put the driver entities naming in orderGravatar Serge Semin 1-25/+25
2021-11-16spi: dw: Add a symbols namespace for the core moduleGravatar Serge Semin 1-2/+3
2020-10-08spi: dw: Add generic DW SSI status-check methodGravatar Serge Semin 1-9/+2
2020-10-08spi: dw: Move num-of retries parameter to the header fileGravatar Serge Semin 1-3/+2
2020-09-29spi: dw-dma: Add one-by-one SG list entries transferGravatar Serge Semin 1-1/+136
2020-09-29spi: dw-dma: Pass exact data to the DMA submit and wait methodsGravatar Serge Semin 1-18/+17
2020-09-29spi: dw-dma: Move DMAC register cleanup to DMA transfer methodGravatar Serge Semin 1-9/+8
2020-09-29spi: dw-dma: Detach DMA transfer into a dedicated methodGravatar Serge Semin 1-2/+10
2020-09-29spi: dw-dma: Remove DMA Tx-desc passing aroundGravatar Serge Semin 1-17/+14
2020-09-29spi: dw-dma: Check DMA Tx-desc submission statusGravatar Serge Semin 1-2/+18
2020-09-29spi: dw-dma: Move DMA transfers submission to the channels prep methodsGravatar Serge Semin 1-10/+12
2020-09-29spi: dw-dma: Check rx_buf availability in the xfer methodGravatar Serge Semin 1-7/+6
2020-09-29spi: dw-dma: Configure the DMA channels in dma_setupGravatar Serge Semin 1-11/+31
2020-09-29spi: dw-dma: Fail DMA-based transfer if no Tx-buffer specifiedGravatar Serge Semin 1-14/+13
2020-09-29spi: dw-dma: Set DMA Level registers on initGravatar Serge Semin 1-15/+13
2020-07-21spi: dw-dma: Fix Tx DMA channel working too fastGravatar Serge Semin 1-1/+13
2020-05-29spi: dw: Refactor mid_spi_dma_setup() to separate DMA and IRQ configGravatar Andy Shevchenko 1-6/+6
2020-05-29spi: dw: Make DMA request line assignments explicit for Intel MedfieldGravatar Andy Shevchenko 1-8/+6
2020-05-29spi: dw: Cleanup generic DW DMA code namingsGravatar Serge Semin 1-42/+43
2020-05-29spi: dw: Move Non-DMA code to the DW PCIe-SPI driverGravatar Serge Semin 1-0/+481